RISC-V ISA Explorer · Single-Letter Extensions
S: Supervisor ISA
Ratified 2024-10 · version 1.13.0
Supervisor privilege level with its own CSRs and address translation, the level an operating system kernel runs in.
Typical use: Running an operating system kernel
Open S in the explorerDependencies
Requires
Required by
Instructions (2)
| Mnemonic | Name | Encoding | Match | Mask |
|---|---|---|---|---|
SFENCE.VMA | Supervisor memory-management fence | 0001001----------000000001110011 | 0x12000073 | 0xfe007fff |
SRET | Supervisor Mode Return from Trap | 00010000001000000000000001110011 | 0x10200073 | 0xffffffff |
Control and status registers (16)
| Name | Address | Mode | Description |
|---|---|---|---|
medeleg | 0x302 | M | Machine Exception Delegation |
medelegh | 0x312 | M | Machine Exception Delegation, High bits |
mideleg | 0x303 | M | Machine Interrupt Delegation |
mscontext | 0x7aa | S | Machine Supervisor Context |
satp | 0x180 | S | Supervisor Address Translation and Protection |
scause | 0x142 | S | Supervisor Cause |
scontext | 0x5a8 | S | Supervisor Context |
scounteren | 0x106 | S | Supervisor Counter Enable |
senvcfg | 0x10a | S | Supervisor Environment Configuration |
sepc | 0x141 | S | Supervisor Exception Program Counter |
sie | 0x104 | S | Supervisor interrupt-enable register |
sip | 0x144 | S | Supervisor Interrupt Pending |
sscratch | 0x140 | S | Supervisor Scratch Register |
sstatus | 0x100 | S | Supervisor Status |
stval | 0x143 | S | Supervisor Trap Value |
stvec | 0x105 | S | Supervisor Trap Vector |