vl1re8.v

Vector load 1 element of 8 bits with register stride

Loads 1 segment of 8-bit elements from memory starting at address in xs1 register with stride in xs2, using vector mask vm, and stores results in vector register vd. The effective element width is 8 bits.