vl8re64.v

Vector load 8 elements of 64 bits with register stride

Loads 8 segments of 64-bit elements from memory starting at address in xs1 register with stride in xs2, using vector mask vm, and stores results in vector register vd. The effective element width is 64 bits.