Vector load 2 elements of 32 bits with register stride
This instruction is defined by:
Encoding
Synopsis
Loads 2 segments of 32-bit elements from memory starting at address in xs1 register with stride in xs2, using vector mask vm, and stores results in vector register vd. The effective element width is 32 bits.