Vector load 8 elements of 8 bits with register stride
This instruction is defined by:
Encoding
Synopsis
Loads 8 segments of 8-bit elements from memory starting at address in xs1 register with stride in xs2, using vector mask vm, and stores results in vector register vd. The effective element width is 8 bits.