vsseg5e64.v
Vector segmented store 5 elements of 64 bits
This instruction is defined by:
Synopsis
Stores 5 segments of 64-bit elements from vector register vs2 to memory starting at address in xs1 register, using vector mask vm. The effective element width is 64 bits regardless of SEW setting.