vlsseg7e8.v
Vector segmented load 7 elements of 8 bits with stride
This instruction is defined by:
Synopsis
Loads 7 segments of 8-bit elements from memory starting at address in xs1 register with stride, using vector mask vm, and stores results in vector register vd. The effective element width is 8 bits.